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Abstract- As the number of transistors in microprocessors
increases, their power demand increases accordingly. This poses
design challenges for their power supply module called VRM
(Voltage Regulator Module) especially when operated at sub
voltage range. This paper presents the design of a new
multiphase multi-interleaving topology that addresses these
challenges. A lab scaled hardware prototype of the new topology
shows improved load regulation, output voltage ripple and
dynamic response time compared to a commercially available
power supply module.

I.

INTRODUCTION

A voltage regulator module (VRM) is a dc-dc converter
that provides the necessary power into a microprocessor. This
converter is a step-down regulator and can be either soldered
on to the motherboard or it could be provided by a module
attached to the board. Design specifications of the VRM
converter are typically determined by microprocessor’s
manufacturers. For example, Intel has established design
guidelines for VRM called Intel VRM11.0. Today’s VRMs
are based on a topology called the multiphase synchronous
buck converter as shown in Figure 1 [1,2,3,4,5].
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Fig 1. Multiphase synchronous buck topology.

One important operating parameter in the multiphase buck
converter topology is called the duty cycle D. For buck
converter, the ideal duty cycle when operated in continuous
conduction mode (continuous inductor current) is the ratio of
the output voltage and input voltage. The basic multiphase
buck converter worked very well in earlier VRMs where 5V
was required at the input. However, as microprocessor
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technologies advances, new challenges in VRM design have
arisen [6]. For example, today’s microprocessors for desktop
computers, workstations, and low-end servers, require VRMs
to operate with 12V input. Laptops required VRMs to directly
step down the battery charger voltage of 16-24V down to the
microprocessor voltage of 1.5V. Future microprocessors are
also expected to supply voltage to decrease below 1V in order
to further reduce power dissipation [6]. This means that for
these applications, the VRM and hence the multiphase buck
converter will have to operate at very small duty cycles. The
small duty cycle further translates into an increase in
conduction loss of the multiphase buck converter which gets
worsen as the required output power is increased.
Another challenge comes in the form of transient speed.
Since further microprocessors call for fast operation, hence
the VRM consequently is required to keep up with the speed.
For dc-dc converters, this means the switching frequency has
to be increased. However, when the switching frequency is
increased, then more switching loss will occur at the top
MOSFET as well as an increase in MOSFET’s gate drive and
body diode losses. Consequently, efficiency will drop to less
than 80% when switching frequency is increased into multiMHz [3].
Yet another challenge when designing today’s VRMs
would be the tradeoff between efficiency and transient
response of the converter. In order to increase inductor
current slew rate, a small inductance is required, but the small
inductance also increases peak to peak current ripple; thus
reducing the overall efficiency of the converter itself. This is
true since an increase in the peak to peak current ripple
translates to an increase in the top switch turn-off loss.
Researchers have extensively been investigating ways to
address issues with powering future microprocessors. Some
addresses the issue on efficiency such as [7] and [8], while
others focus more on improving dynamic response such as [9]
and [10]. In this paper, a proposed new multiphase buck
topology that addresses output performance of the converter
while maintaining high efficiency, low cost and board space.
In particular, the proposed topology incorporates a cell-based
structure of the converter to allow multi-interleaving of the
multiphase converter for better heat dissipation. In addition,
the new topology utilizes bypass storage components between
its input and output to help improve regulations and ripple
performance. A hardware prototype was built and tests were
conducted to assess its performance and compared with a
commercially available VRM.
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II.

THE PROPOSED MULTIPHASE BUCK CONVERTER

Figure 2 shows the proposed topology of multiphase buck
converter. There are two major modifications from the basic
multiphase. First, the topology comprises of cells each
consisting of two buck converters. To operate the converter, a
minimum of two cells will be required. Doing so will enable
us to interleave individual bucks with proper sequencing of
their control signals. For example, in the basic 4 phase
multiphase buck converter, the control signal sequence is
Phase 1, 3, 2, 4. In the proposed topology, the sequence is
changed to Phase 1, 2, 3, 4 hence allowing the interleaving of
buck converters to occur. This results in improved thermal
distribution and hence less heat-sinking requirement and
better efficiency.

frequency of main inductor current. These provide the
benefits of reducing rms loss, fast transient time, and small
output filtering requirement.
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Fig. 2. Proposed multiphase interleaved buck topology

Secondly, the proposed multiphase synchronous buck
topology incorporates additional storage components that
serve different purposes. For example, the additional output
inductors (L5, L6) are placed to minimize output current
ripple useful in reducing rms loss at the output capacitor
(Cout) or from the copper loss of the inductors themselves,
including from the main inductors (L1, L2, L3, L4).
However, these inductors will consequently slow down the
transient response which may be overcome by increasing the
switching frequency of the converter, and by adding the
input-output bypass capacitor in each cell (C1 and C3) for
energy support required by the load during transient.
Figure 3 shows inductor current in each time segment
from to to t8. IL1 corresponds to inductor current flowing
through inductor L1, IL2 through inductor L2, and so on,
while Iout is the output current. The linear ramp-up of each
inductor current signifies the charging of inductor, while
linear ramp-down depicts the discharging of inductor. One
advantage of multiphase is exhibited on the output current.
Due to the ripple cancellation effect, the output current
possesses 1/4 of the peak to peak ripple and 4 times the
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Fig. 3. Key waveforms of proposed Multiphase Multi-Interleaving Buck
Converter: (a) Upper FETs Gate Drive Signals, (b) Composite of Upper
FETs current, (c) Inductor Current of L2 and L4, (d) Inductor Current of L3
and L4, (e) Output Current

Figure 4 illustrates circuit operation during different time
intervals. Referring to times to to t8 as shown in Figure 3,
during interval to to t1, Q1 turns on. As illustrated in Figure
4(a), current flows from Vin to output through Q1, L1 and
L5. In this case the current through L1 and L5 increases
linearly since the input and output voltages are both fixed at
Vin and Vout respectively. At the same time, energy stored in
C1 is being discharged through Q1 and L1, while the energy
stored in C2 is also being discharged through L5. Meanwhile,
L2 is also discharged through L5.
At time t1 switch Q1 is turned off, and switch Q2 is turned
on as illustrated in Figure 4(b). During t1 to t2, the energy
stored in L1 together with energy left in L2 is now being used
to charge C2. Energy stored previously in L5 flows to output.
The energy in C1 would be charged by the input during this
time.
The next transition from t2 to t3 is depicted in Figure 4(c).
Switch Q5 is turned on, and the same sequence of energy
flow occurs as the one described in the first phase (from to to
t2).
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III.

HARDWARE PROTOTYPE AND TEST RESULTS

To test the actual performance of the proposed topology, a
hardware prototype was designed and built with the design
requirements shown in Table I.
TABLE I
DESIGN REQUIREMENTS FOR THE CONVERTER

Parameter
Nominal Input Voltage
Nominal Output Voltage
Maximum output current
Inductor ripple current
Output Voltage Ripple
Switching Frequency
Load Regulation
Line Regulation
Efficiency

L3

(a)

Based on these design requirements, each component in
the proposed was selected. In addition, loss analysis was also
performed over load variations. Table II summarizes
components that contribute to major losses in the proposed
multiphase buck topology calculated at full load condition.

r

a,

I

TABLE II
POWER LOSS ON EACH DEVICE AT 40A LOAD CURRENT
Components
Input Capacitor
Top MOSFET
BottomMOSFET
Main Inductor
Auxiliary Inductor

(b)
C1

l1

...

I

(c)
Fig. 4. Energy flow during time (a) to – t1, (b) t1 – t2, and (c) t2 – t3

Requirements
12 V
1V
40 A
10 % of Maximum Phase Current
< 15 mVp-p
500 kHz per phase
<2%
<5%
> 80 % at Full Load

Power Loss (W)
0.222
1.164
3.412
1.252
0.272

Figure 5 shows the final hardware prototype of a 4 phase
version of the proposed topology. Each phase is running at
500 kHz switching frequency which makes both input and
output components to have frequency component of 4 x 500
kHz = 2 MHz. The prototype was done on a multi-layer pcb,
approximately 2.5 in. x 2.5 in. The top layer was dedicated
for all the controller chips while the bottom layer was used
specifically for the power components (inductors,
MOSFETs). Laboratory tests were then conducted on the
prototype to assess its performance on several standard dc-dc
operating parameters. Results were then compared to those
obtained from a commercially available VRM.

Fig. 5. Hardware prototype of the proposed converter (a) top layer (b) bottom
layer
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First, the output voltage ripple was observed to be
approximately 10.8mV at full load, see Figure 6. This peak to
peak ripple is considerably less compared to that of the
commercially available VRMs (typically 40-50mV).
However, the output voltage of the proposed converter
appears to have so much high frequency noise on top its
actual peak to peak ripple. This may be explained by the fact
that the frequency component of the output voltage is
relatively high at 2 MHz (4 x 500 kHz). Hence, a better
layout and/or filtering will be necessary to suppress this high
frequency noise.
Next, load transient tests were performed to see how fast
the proposed converter recovers upon a step change in the
load. Figure 7 shows both step up and step down responses of
the converter in terms of its output voltage. The step up and
step down responses were measured to be 136 us and 160 us
respectively. This is comparable to the 150 us step responses
measured in the commercially available VRM.
_
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When compared against the commercially available VRM,
the proposed topology has a comparable line regulation (close
to 0%) but it is superior in its load regulation (0.2% as
compared to 0.8%).
TABLE III
HARDWARE MEASUREMENT DATA
load (%)
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Fig. 6. Output voltage ripple at full load

Efficiency (%)

Finally, from Table III the overall efficiency of the
proposed converter was generated as shown in Figure 8. The
efficiency tracks the 80% line beginning approximately at
40% load. At full load, the efficiency of the proposed
converter is 80875% which meets the design objective and is
slightly larger than that measured from the commercially
available VRM (80%).
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Fig. 7. Step changes in load current (bottom) and the response on the output
voltage (top)

Table III lists results of measurements taken when the load
was increased by 10% steps. The data were then used to
calculate both load and line regulations as follows:
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Fig. 8. Efficiency of the proposed converter with load variation

IV.

CONCLUSION

With the increasing demand for power in today’s
microprocessors, the design of VRM becomes more
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challenging than ever before. Conventional or basic topology
widely used commercially available VRMs will not be
sufficient to satisfy the thirst of power and speed of future
microprocessors. The proposed topology presented in this
paper is aimed to address these issues. The use of cell
configuration has demonstrated the effectiveness in
interleaving a multiphase topology. Furthermore, the strategic
placements of bypass capacitors prove to suppress the output
voltage level to a minimum value which is critical in sub-volt
applications. Further lab measurements on the hardware
prototype exhibit promising results of its potential. Although
the results are overall comparable to those obtained from a
commercially available VRM, two particular results are worth
noting. First, load regulation of the proposed converter was
measured to be practically 0.2% which is an improvement
from the one measured on the commercially available VRM.
Load regulation becomes even crucial when output current is
much higher than the 40A that was tested on this prototype.
Thus, from this aspect, the proposed converter has shown its
great potential for use in very high output current applications
with very tight load regulation such as those expected in
future microprocessors.
Secondly, the efficiency plot of the proposed converter
was actually sloping down gradually after the full load. This
is much different from that measured on the commercially
available VRM in which the efficiency dives down relatively
faster. This means, again for much higher output current
applications such as those expected in future microprocessors,
the proposed converter exhibits a great potential for use in
future VRMs.
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